• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 6604882139
93%

Build:
DEFAULT BRANCH: master
Ran 22 Oct 2023 04:29PM UTC
Jobs 1
Files 70
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

22 Oct 2023 04:08PM UTC coverage: 91.21% (-0.002%) from 91.212%
6604882139

push

github

nickg
Parse Verilog inout ports

6 of 6 new or added lines in 2 files covered. (100.0%)

49620 of 54402 relevant lines covered (91.21%)

588316.03 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
3
88.43
-0.54% src/thread.c
11
92.12
0.04% src/lexer.l
12
96.14
0.35% src/vlog/vlog-parse.y
12
77.46
-1.95% src/vlog/vlog-pp.l
14
92.16
-0.03% src/jit/jit-exits.c
32
86.67
0.54% src/scan.c
42
58.22
0.18% src/nvc.c
53
94.91
-0.19% src/rt/model.c
Jobs
ID Job ID Ran Files Coverage
1 6604882139.1 22 Oct 2023 04:29PM UTC 70
91.21
GitHub Action Run
Source Files on build 6604882139
  • Tree
  • List 70
  • Changed 52
  • Source Changed 0
  • Coverage Changed 11
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 6cda7f4e on github
  • Prev Build on master (#6604271862)
  • Next Build on master (#6616731720)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2025 Coveralls, Inc