• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

SRI-CSL / yices2 / 4641576459
65%

Build:
DEFAULT BRANCH: master
Ran 07 Apr 2023 09:48PM UTC
Jobs 1
Files 471
Run time 16s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

pending completion
4641576459

push

github

GitHub
Merge pull request #437 from SRI-CSL/bool-bump-factor

2 of 2 new or added lines in 1 file covered. (100.0%)

76436 of 119004 relevant lines covered (64.23%)

1025791.02 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
1
97.13
-0.36% src/mcsat/bv/explain/arith_utils.c
2
76.56
-0.18% src/mcsat/nra/nra_plugin.c
5
89.31
-3.82% src/mcsat/variable_queue.c
9
77.58
-0.7% src/mcsat/solver.c
Jobs
ID Job ID Ran Files Coverage
1 4641576459.1 07 Apr 2023 09:48PM UTC 1615
65.58
GitHub Action Run
Source Files on build 4641576459
  • Tree
  • List 471
  • Changed 264
  • Source Changed 1
  • Coverage Changed 264
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • c85443e1 on github
  • Prev Build on master (#4546332242)
  • Next Build on master (#4684323578)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2025 Coveralls, Inc