• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

SRI-CSL / yices2 / 4546332242
65%

Build:
DEFAULT BRANCH: master
Ran 28 Mar 2023 06:28PM UTC
Jobs 1
Files 471
Run time 34s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

pending completion
4546332242

push

github

GitHub
Mcsat -- keep binary clauses (#436)

5 of 5 new or added lines in 1 file covered. (100.0%)

76452 of 119003 relevant lines covered (64.24%)

1019050.89 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
11
88.88
-1.21% src/terms/bvlogic_buffers.c
Jobs
ID Job ID Ran Files Coverage
1 4546332242.1 28 Mar 2023 06:28PM UTC 1615
65.59
GitHub Action Run
Source Files on build 4546332242
  • Tree
  • List 471
  • Changed 282
  • Source Changed 1
  • Coverage Changed 282
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • db898586 on github
  • Prev Build on master (#4493458417)
  • Next Build on master (#4641576459)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2025 Coveralls, Inc