• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

sifive / duh-verilog / 30942e7a97b7b14ff061793263183e7d0afaf754
34%

Build:
DEFAULT BRANCH: master
Ran 15 Oct 2020 06:49PM UTC
Jobs 1
Files 7
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

pending completion
30942e7a97b7b14ff061793263183e7d0afaf754

push

github

Aliaksei Chapyzhenka
proper verilog body generation

21 of 94 branches covered (22.34%)

Branch coverage included in aggregate %.

82 of 213 relevant lines covered (38.5%)

1.68 hits per line

Jobs
ID Job ID Ran Files Coverage
12 30942e7a97b7b14ff061793263183e7d0afaf754.12 15 Oct 2020 06:51PM UTC 0
33.55
GitHub Action Run
Source Files on build 30942e7a97b7b14ff061793263183e7d0afaf754
Detailed source file information is not available for this build.
  • Back to Repo
  • 30942e7a on github
  • Prev Build on master (#BA6C9068...)
  • Next Build on master (#741D8BEE...)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc