StanfordAHA / garnet / 568
95%
master: 98%

LAST BUILD BRANCH: simple_mapper
DEFAULT BRANCH: master
Ran
Jobs 1
Files 21
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
568

Pull #65

travis-ci-com

web-flow 
[Issue #64] Deprecate iverilog

All functions related to iverilog are marked as @deprecated.

In all other places where iverilog was previously used, it is no longer
used.
Pull Request #65: Update run verilog sim

24 of 24 new or added lines in 1 file covered. (100.0%)

436 of 461 relevant lines covered (94.58%)

0.95 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
11
59.26
 -40.74% common/run_verilog_sim.py
Jobs
ID Job ID Ran Files Coverage
1 568.1 21
94.58
 Travis Job 568.1
Source Files on build 568