• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

lluckydog / Verilog-OJ / 1910119202 / 1
55%
master: 55%

Build:
DEFAULT BRANCH: master
Ran 28 Feb 2022 12:05PM UTC
Files 83
Run time 16s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

28 Feb 2022 12:05PM UTC coverage: 55.713% (+1.6%) from 54.138%
1910119202.1

push

github-actions

GitHub
Merge pull request #71 from YAVGroup/add_discussion

1141 of 2048 relevant lines covered (55.71%)

0.56 hits per line

Source Files on job 1910119202.1
  • Tree
  • List 0
  • Changed 2
  • Source Changed 2
  • Coverage Changed 2
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 1910119202
  • 196e0d23 on github
  • Prev Job for on master (#1840830608.1)
  • Next Job for on master (#1910468909.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc