• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

lluckydog / Verilog-OJ / 1430896292 / 1
55%
master: 55%

Build:
DEFAULT BRANCH: master
Ran 07 Nov 2021 06:51AM UTC
Files 70
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

07 Nov 2021 06:51AM UTC coverage: 54.175% (-0.07%) from 54.244%
1430896292.1

push

github-actions

lluckydog
Merge branch 'master' of github.com:YAVGroup/Verilog-OJ

1025 of 1892 relevant lines covered (54.18%)

0.54 hits per line

Source Files on job 1430896292.1
  • Tree
  • List 0
  • Changed 1
  • Source Changed 1
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 1430896292
  • 640c95cf on github
  • Prev Job for on master (#1384875281.1)
  • Next Job for on master (#1440377565.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc