• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

lluckydog / Verilog-OJ / 1340488877 / 1
55%
master: 55%

Build:
DEFAULT BRANCH: master
Ran 14 Oct 2021 05:37AM UTC
Files 70
Run time 6s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

14 Oct 2021 05:37AM UTC coverage: 54.244% (-0.6%) from 54.854%
1340488877.1

push

github-actions

Libre Liu
vlab -> verilogoj

1029 of 1897 relevant lines covered (54.24%)

0.54 hits per line

Source Files on job 1340488877.1
  • Tree
  • List 0
  • Changed 6
  • Source Changed 6
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 1340488877
  • 282bd18e on github
  • Prev Job for on master (#1226222391.1)
  • Next Job for on master (#1346342438.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc