• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

lluckydog / Verilog-OJ / 1193394544 / 1
55%
master: 55%

Build:
DEFAULT BRANCH: master
Ran 02 Sep 2021 08:18AM UTC
Files 69
Run time 8s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

02 Sep 2021 08:18AM UTC coverage: 54.911%. Remained the same
1193394544.1

push

github-actions

lluckydog
change submission sequence

1023 of 1863 relevant lines covered (54.91%)

0.55 hits per line

Source Files on job 1193394544.1
  • Tree
  • List 0
  • Changed 1
  • Source Changed 1
  • Coverage Changed 0
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 1193394544
  • 0ae5b281 on github
  • Prev Job for on master (#1190156486.1)
  • Next Job for on master (#1193699121.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc