• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

lluckydog / Verilog-OJ / 533766756 / 1
55%
master: 55%

Build:
DEFAULT BRANCH: master
Ran 03 Feb 2021 11:47AM UTC
Files 69
Run time 15s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

03 Feb 2021 11:47AM UTC coverage: 54.962% (+0.05%) from 54.914%
533766756.1

push

github-actions

luckyydog
add multiple files add

1019 of 1854 relevant lines covered (54.96%)

0.55 hits per line

Source Files on job 533766756.1
  • Tree
  • List 0
  • Changed 1
  • Source Changed 1
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 533766756
  • 5e8c7438 on github
  • Prev Job for on master (#532864993.1)
  • Next Job for on master (#553500423.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc