• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

lluckydog / Verilog-OJ / 82 / 1
55%
master: 55%

Build:
DEFAULT BRANCH: master
Ran 05 Sep 2020 10:54PM UTC
Files 57
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

05 Sep 2020 10:52PM UTC coverage: 58.964%. Remained the same
82.1

push

travis-ci

libreliu
Working SYNTHSIM

865 of 1467 relevant lines covered (58.96%)

0.59 hits per line

Source Files on job 82.1
  • Tree
  • List 0
  • Changed 6
  • Source Changed 6
  • Coverage Changed 0
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 60
  • Travis Job 82.1
  • 20dad7e8 on github
  • Prev Job for on master (#81.1)
  • Next Job for on master (#83.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc