• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

sifive / duh-verilog / 8aa5d757bcd378fa5e83489157c74b55b36ce616 / 1
34%
master: 34%

Build:
DEFAULT BRANCH: master
Ran 09 Jun 2020 06:13AM UTC
Files 4
Run time 1s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

09 Jun 2020 06:13AM UTC coverage: 96.0% (+1.3%) from 94.667%
8aa5d757bcd378fa5e83489157c74b55b36ce616.1

push

github

Aliaksei Chapyzhenka
test mix of ports with and without annotation

20 of 22 branches covered (90.91%)

Branch coverage included in aggregate %.

52 of 53 relevant lines covered (98.11%)

6.08 hits per line

Source Files on job 8aa5d757bcd378fa5e83489157c74b55b36ce616.1
  • Tree
  • List 0
  • Changed 4
  • Source Changed 4
  • Coverage Changed 2
Coverage ∆ File Lines Relevant Covered Missed Hits/Line Branch Hits Branch Misses
  • Back to Build 8
  • 8aa5d757 on github
  • Prev Job for on master (#cb0eb22a68c6b06f96dcad16c946aef348dcbad8.4)
  • Next Job for on master (#8aa5d757bcd378fa5e83489157c74b55b36ce616.11)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc