• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

OpenVisualCloud / SVT-AV1 / 4117 / 12
27%
master: 0%

Build:
Build:
LAST BUILD BRANCH: github/fork/jsunintel/add_two_pass
DEFAULT BRANCH: master
Ran 03 Feb 2020 06:07PM UTC
Files 457
Run time 47s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

03 Feb 2020 05:13PM UTC coverage: 26.829%. First build
COVERALLS_PARALLEL=true build_type=debug CMAKE_EFLAGS="-DCOVERAGE=ON"

push

travis-ci

PhoenixWorthVCD
Add faster rdoq mode and flipped quant for inter frames

Signed-off-by: PhoenixWorthVCD <phoenix.worth@intel.com>
Signed-off-by: hguermaz <hassen.guermazi@intel.com>

34321 of 127926 relevant lines covered (26.83%)

2322923.71 hits per line

Source Files on job 4117.12 (COVERALLS_PARALLEL=true build_type=debug CMAKE_EFLAGS="-DCOVERAGE=ON")
  • Tree
  • List 0
  • Changed 0
  • Source Changed 0
  • Coverage Changed 0
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 1437
  • Travis Job 4117.12
  • 95851c6e on github
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc