• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

leonardt / verilogAST-cpp / 318 / 2
100%
master: 98%

Build:
Build:
LAST BUILD BRANCH: simplify-regex
DEFAULT BRANCH: master
Ran 18 Dec 2019 01:12AM UTC
Files 6
Run time 0s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

18 Dec 2019 12:31AM UTC coverage: 97.683% (+0.01%) from 97.672%
318.2

push

travis-ci-com

leonardt
Cover case when wire is assigned multiple times

801 of 820 relevant lines covered (97.68%)

39.41 hits per line

Source Files on job 318.2
  • Tree
  • List 0
  • Changed 4
  • Source Changed 2
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 275
  • Travis Job 318.2
  • 1901280e on github
  • Prev Job for on inline-assigns (#316.2)
  • Next Job for on inline-assigns (#320.2)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc