3
98%
master: 98%

Ran 29 Apr 2019 08:53AM UTC

Files 242

Run time 15s

Badge

Embed ▾

Committed 29 Apr 2019 06:31AM UTC coverage: 98.003%. Remained the same

Job # NAME="unix coverage build and tests"

Build Type

push

travis-ci

Committed by

dpgeorge

Commit Message

stm32/powerctrl: Deselect PLLSAI as 48MHz src before turning off PLLSAI.

On the STM32F722 (at least, but STM32F767 is not affected) the CK48MSEL bit
must be deselected before PLLSAION is turned off, or else the 48MHz
peripherals (RNG, SDMMC, USB) may get stuck without a clock source.

In such "lock up" cases it seems that these peripherals are still being
clocked from the PLLSAI even though the CK48MSEL bit is turned off.  A hard
reset does not get them out of this stuck state.  Enabling the PLLSAI and
then disabling it does get them out.  A test case to see this is:

    import machine, pyb
    for i in range(100):
        machine.freq(122_000000)
        machine.freq(120_000000)
        print(i, [pyb.rng() for _ in range(4)])

On occasion the RNG will just return 0's, but will get fixed again on the
next loop (when PLLSAI is enabled by the change to a SYSCLK of 122MHz).

Fixes issue #4696.

Run Details

18404 of 18779 relevant lines covered (98.0%)

365503.46 hits per line

pfalcon / micropython / 1638 / 3
98%
master: 98%

README BADGES
x

Markdown

Textile

RDoc

HTML

Rst

Source Files on job 1638.3 (NAME="unix coverage build and tests")

pfalcon / micropython / 1638 / 3 98% master: 98%

README BADGES x

Markdown

Textile

RDoc

HTML

Rst

Source Files on job 1638.3 (NAME="unix coverage build and tests")

pfalcon / micropython / 1638 / 3
98%
master: 98%

README BADGES
x