• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

SRI-CSL / yices2 / 8717878810 / 1
66%
master: 65%

Build:
Build:
LAST BUILD BRANCH: 2.7.0
DEFAULT BRANCH: master
Ran 17 Apr 2024 07:28AM UTC
Files 1625
Run time 36s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

17 Apr 2024 07:18AM UTC coverage: 66.413%. Remained the same
8717878810.1

push

github

ahmed-irfan
false_term as interpolant when assumptions are empty

88034 of 132555 relevant lines covered (66.41%)

1393254.19 hits per line

Source Files on job 8717878810.1
  • Tree
  • List 0
  • Changed 131
  • Source Changed 0
  • Coverage Changed 109
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 8717878810
  • 644d02d5 on github
  • Prev Job for on fix-interpolant-with-empty-model (#8644041739.1)
  • Next Job for on fix-interpolant-with-empty-model (#8732816932.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc