1
64%
master: 64%

Ran 08 Dec 2023 07:02PM UTC

Files 139

Run time 4s

Badge

Embed ▾

Committed 08 Dec 2023 06:49PM UTC coverage: 66.494% (-0.03%) from 66.525%

Job # 7145123923.1

Build Type

push

github

Committed by

web-flow

Commit Message

fix: set FPGA buffer read only for bias mode device bias. (#3057)

- Set Host and FPGA buffer map  Writable for Host BIAS mode targeting Host address and Host BIAS mode targeting HDM  (Device) address
  - Set FPGA buffer map read-only for device BIAS mode targeting HDM (Device) address

   CXL Driver IOCTL  buffer map by default Read-only flag value is 0,
   Set buffer map flag to  DFL_CXL_BUFFER_MAP for Read/write buffers

   struct dfl_cxl_cache_buffer_map {
 	__u32 argsz;
   #define DFL_CXL_BUFFER_MAP_WRITABLE 1
 	__u32 flags;
 	__u64 user_addr;
 	__u64 length;
   }

Signed-off-by: anandaravuri <ananda.ravuri@intel.com>

Run Details

15755 of 23694 relevant lines covered (66.49%)

9276.6 hits per line

OFS / opae-sdk / 7145123923 / 1
64%
master: 64%

README BADGES
x

Markdown

Textile

RDoc

HTML

Rst

Source Files on job 7145123923.1

OFS / opae-sdk / 7145123923 / 1 64% master: 64%

README BADGES x

Markdown

Textile

RDoc

HTML

Rst

Source Files on job 7145123923.1

OFS / opae-sdk / 7145123923 / 1
64%
master: 64%

README BADGES
x