gimli-rs / gimli

57%

master: 55%

LAST BUILD ON BRANCH riscv-add-missing-regs

branch: riscv-add-missing-regs

CHANGE BRANCH

x

Reset

• riscv-add-missing-regs
• 0.21.0
• 0.22.0
• 0.23.0
• 0.24.0
• add-data16
• clippy
• convert-bench
• convert-debuginforef
• convert-example
• convert-filter-perf
• convert-one-unit
• convert-reserve-attr
• criterion
• debug_macro
• debug_names
• debuginforef
• dependabot/cargo/memmap-0.7
• dependabot/cargo/object-0.19
• deprecated
• dwarfdump-sections
• dwarfone-constants
• edition-2024
• exhaustive-instr
• from
• issue-744
• issue-765
• issue-766
• issue-774
• issue-778
• issue-780
• issue-782
• issue-785
• issue-792
• issue-798
• issue-810
• issue-810-2
• keep_source_form_on_conversion
• line-convert
• macro
• master
• release
• remove-compiler-builtins
• riscv-define-FP-alias
• shared-attrs
• topic/endian-slice-const-new
• topic/optimize-leb128
• unit-convert
• unit-convert-example
• unit-section-offset
• unitref
• warning
• write-abbrev
• write-fnv
• write-form
• write-forward-ref
• write-hash
• write-raw-expression
• write-reserve
• write-strings
• write-unitref

Build # 17868347914

Build Type

Pull #803

github

Committed by web-flow

Commit Message

Merge 04ebc220f into a3319bd33

Pull Request Pull Request #803: add vector registers and AFRC to gimli::Register

Run Details

6613 of 11638 relevant lines covered (56.82%)

1.48 hits per line