Qiskit / qiskit
88%
main: 88%

LAST BUILD BRANCH: ppm
DEFAULT BRANCH: main
Repo Added
Files 872
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH gh-readonly-queue/main/pr-13860-e17af6a56a37bb106eb5302f1460596571083494
branch: gh-readonly-queue/main/pr-13860-e17af6a56a37bb106eb5302f1460596571083494
CHANGE BRANCH
x

coverage: 88.131% (-0.1%) from 88.23%
13729698172

push

github

web-flow 
Move `Bit` and `Register` to live in Rust space (#13860)

* Initial: Add `Bit` and `Register` initial structs

Co-authored-by: Jake Lishman <jake.lishman@ibm.com>

* Add: `AncillaQubit` and `Clbit` python counterparts

* Add: `QuantumRegister` and `ClassicalRegister` python counterparts.
- Use `macro_rules!` to create `Bit` and `Registers`.

* Add: `AncillaRegister`

* Fix: Display methods
- Add `new_owned` method for `BitInfo`.

* Fix: Rebalance API to allow for superclasses
- Rebalance currently available api to allow for superclasses `Bit` and `Register` to also live in Rust.
- Remove: `ShareableBit` triat and structs that implement it. Replace them with new structs.

* Fix: Temporarily replace python instance, prepare for deletion.
- Add prefix class attribute for python `Register` instances.

* Fix: More rebalancing of the API.
- Add `BitExtraInfo` as a soft identifier for `BitInfo`, can be null to identify a `Bit`.
- Add `RegisterInfo::get` method to retrieve the information of a `Bit`.
- Have the rust registers own their counters instead of having them be Python exclusive.
- Make subclassing of `Regster` and `Bit` a bit more effective by helping the subclasses inherit most methods.

* Remove: `__getstate__`, `__setstate__` methods from `PyBit`.

* Fix: Intitial move to using rust native bits in `CircuitData` and `DAGCircuit`.
- Modify `BitData` to accept an extra generic value specifying a "sharable" object type that can also be turned into a `PyObject` to allow for compatibility with `Var`.
- Rename `BitAsKey` to `VarAsKey` as it is currently only used for `Var` instances.
- Modify methods in `CommutationChecker` and `GateDirection` passes to use the newer methods.
- Other tweaks and fixes.

* Fix: Implement `FromPyObject<'_>` for `SharableQubit` and `SharableClbit`.
- Remove imports of `QUBIT` and `CLBIT` from `DAGCircuit` and `CircuitData`.

* Fix: Discard cache when bits are added to `BitData`
- Discarded old equality and hashing methods fo... (continued)

1631 of 1909 new or added lines in 81 files covered. (85.44%)

30 existing lines in 6 files now uncovered.

72637 of 82419 relevant lines covered (88.13%)

497365.91 hits per line

Relevant lines Covered
82419 RELEVANT LINES 72637 COVERED LINES
497365.91 HITS PER LINE
Source Files on gh-readonly-queue/main/pr-13860-e17af6a56a37bb106eb5302f1460596571083494

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
13729698172 gh-readonly-queue/main/pr-13860-e17af6a56a37bb106eb5302f1460596571083494 Move `Bit` and `Register` to live in Rust space (#13860) * Initial: Add `Bit` and `Register` initial structs Co-authored-by: Jake Lishman <jake.lishman@ibm.com> * Add: `AncillaQubit` and `Clbit` python counterparts * Add: `QuantumRegister` and... push web-flow github
88.13
See All Builds (13945)