• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

kaidokert / rm32 / 25231699802
63%
main: 63%

Build:
Build:
LAST BUILD BRANCH: tmps
DEFAULT BRANCH: main
Ran 01 May 2026 08:27PM UTC
Jobs 1
Files 34
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

01 May 2026 08:26PM UTC coverage: 62.899% (+0.002%) from 62.897%
25231699802

Pull #39

github

kaidokert
Remove tim1_arr from TickCounters, read from SharedComm directly

tim1_arr was cached in TickCounters but overwritten from SharedComm
every tick — a stale shadow that served no purpose. The ISR now reads
ctx.shared.tim1_arr() into a local variable at tick start.

Firmware publishes initial tim1_arr to SharedComm before enabling
interrupts, so the ISR sees the correct value from the first tick.

TickCounters is now a single field: armed_timeout_count.
Pull Request #39: Embed TickCounters in IsrState, eliminate copy boilerplate

6 of 15 new or added lines in 2 files covered. (40.0%)

33 existing lines in 1 file now uncovered.

3606 of 5733 relevant lines covered (62.9%)

757.65 hits per line

Uncovered Changes

Lines Coverage ∆ File
7
78.53
-2.06% rm32/src/control/isr_logic.rs
2
0.0
0.0% rm32/src/bin/harness.rs

Coverage Regressions

Lines Coverage ∆ File
33
78.53
-2.06% rm32/src/control/isr_logic.rs
Jobs
ID Job ID Ran Files Coverage
1 25231699802.1 01 May 2026 08:27PM UTC 34
62.9
GitHub Action Run
Source Files on build 25231699802
  • Tree
  • List 34
  • Changed 2
  • Source Changed 2
  • Coverage Changed 2
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • Github Actions Build #25231699802
  • Pull Request #39
  • PR Base - main (#25230743663)
  • Delete
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc