• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

IntelPython / dpctl / 15167076265
86%
master: 86%

Build:
Build:
LAST BUILD BRANCH: feature/sycl-source-compilation
DEFAULT BRANCH: master
Ran 21 May 2025 06:03PM UTC
Jobs 1
Files 82
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

21 May 2025 04:04PM UTC coverage: 84.995% (+0.02%) from 84.972%
15167076265

Pull #2049

github

web-flow
Merge bdf101448 into 80213b42a
Pull Request #2049: Support compilation from SYCL source code

2974 of 3778 branches covered (78.72%)

Branch coverage included in aggregate %.

191 of 218 new or added lines in 4 files covered. (87.61%)

1 existing line in 1 file now uncovered.

12422 of 14336 relevant lines covered (86.65%)

6783.57 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
3
75.55
-0.19% dpctl/_sycl_device.pyx
5
53.68
9.53% libsyclinterface/source/dpctl_sycl_kernel_bundle_interface.cpp
9
92.7
-6.06% dpctl/program/_program.pyx
10
73.46
-0.94% libsyclinterface/source/dpctl_sycl_device_interface.cpp

Uncovered Existing Lines

Lines Coverage ∆ File
1
93.13
-0.76% dpctl/memory/_sycl_usm_array_interface_utils.pxi
Jobs
ID Job ID Ran Files Coverage
1 15167076265.1 21 May 2025 06:03PM UTC 107
76.51
GitHub Action Run
Source Files on build 15167076265
  • Tree
  • List 82
  • Changed 22
  • Source Changed 0
  • Coverage Changed 22
Coverage ∆ File Lines Relevant Covered Missed Hits/Line Branch Hits Branch Misses
  • Back to Repo
  • Pull Request #2049
  • PR Base - master (#15146987033)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc