• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

ben-marshall / verilog-parser / 150
54%
master: 65%

Build:
Build:
LAST BUILD BRANCH: patch-1
DEFAULT BRANCH: master
Ran 09 Jul 2016 11:56AM UTC
Jobs 1
Files 14
Run time 1s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

pending completion
150

push

travis-ci

ben-marshall
Implemented ifdef conditional compilation supoort.

- Closes #4
- Full conditional compilation and preprocessor support now implemented.

 On branch feature/preprocessor
 Changes to be committed:
	modified:   src/verilog_preprocessor.c
	modified:   src/verilog_preprocessor.h
	modified:   src/verilog_scanner.l
	new file:   tests/ifdef-1.v
	new file:   tests/ifdef-2.v

2226 of 4098 relevant lines covered (54.32%)

472.43 hits per line

Jobs
ID Job ID Ran Files Coverage
1 150.1 09 Jul 2016 11:56AM UTC 0
54.32
Travis Job 150.1
Source Files on build 150
Detailed source file information is not available for this build.
  • Back to Repo
  • Travis Build #150
  • 5748a975 on github
  • Prev Build on feature/preprocessor (#149)
  • Next Build on feature/preprocessor (#151)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc