cassuto / CSIM / #2
62%

DEFAULT BRANCH: main
Ran
Jobs 1
Files 85
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 51.045% (-11.1%) from 62.108%
#2

push

cassuto 
add coveralls

5984 of 11723 relevant lines covered (51.04%)

13834.79 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
1
92.31
 92.31% core/analyzer/SweepLogarithm.cc
2
0.0
 -100.0% include/csim/internal/parser/hspice-defs.h
2
0.0
 -100.0% include/csim/internal/ModelLoader.h
2
66.15
 -3.08% core/models/base/MComplex.cc
2
75.0
 -25.0% include/csim/internal/Netlist.h
4
60.0
 -40.0% include/csim/internal/Dataset.h
5
67.31
 -9.62% include/csim/internal/Circuit.h
6
62.5
 -37.5% include/csim/internal/Analyzers.h
9
0.0
 -100.0% testcases/tstGearTruncationError.cc
15
0.0
 -100.0% testcases/tstLinearSolverGauss.cc
15
0.0
 -100.0% testcases/tstLinearSolverLU.cc
19
0.0
 -100.0% testcases/tstLoader.cc
25
0.0
 -100.0% testcases/tstAlgebraic.cc
34
0.0
 -100.0% testcases/tstLinearSolver.cc
39
0.0
 -100.0% testcases/tstIntegralPredictor.cc
51
0.0
 -100.0% testcases/tstIntegralCorrector.cc
53
0.0
 -100.0% testcases/tstInductorOP.cc
55
0.0
 -100.0% testcases/tstCapacitorOP.cc
55
0.0
 -100.0% testcases/tstVACInOP.cc
58
0.0
 -100.0% testcases/tstDCLinearCircuit.cc
63
0.0
 -100.0% testcases/tstTransientAnalysis.cc
73
0.0
 -98.65% testcases/tstHSPICEParser.cc
88
0.0
 -100.0% testcases/tstACLinearCircuit.cc
103
0.0
 -100.0% testcases/tstBSIM3v32.cc
112
0.0
 -100.0% testcases/tstOPNonlinearCircuit.cc
154
0.0
 -100.0% testcases/tstOPLinearCircuit.cc
194
0.0
 -100.0% testcases/tstTransientNonlinearCircuit.cc
265
0.0
 -100.0% testcases/tstOPSources.cc
Jobs
ID Job ID Ran Files Coverage
1 #2.1 85
51.04
Source Files on build #2