• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

OFS / opae-sdk / 7252306388
64%

Build:
DEFAULT BRANCH: master
Ran 18 Dec 2023 06:44PM UTC
Jobs 1
Files 138
Run time 11s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

18 Dec 2023 06:31PM UTC coverage: 66.565% (-0.003%) from 66.568%
7252306388

push

github

web-flow
fix:set continuous mode bit for write hit/miss cases tests (#3062)

CXL HE write hit/miss cases, sets continuous mode bit in rd_cfg instead of wr_cfg.
 set continuous mode bit write hit/miss case tests.

 Forced stop  control register ResetL bit is low causes timeout failures
 set ResetL too high for forced stop

Signed-off-by: anandaravuri <ananda.ravuri@intel.com>

0 of 5 new or added lines in 1 file covered. (0.0%)

1 existing line in 1 file now uncovered.

15756 of 23670 relevant lines covered (66.57%)

9285.32 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
5
0.0
0.0% samples/cxl_host_exerciser/cxl_he_cache_cmd.h

Uncovered Existing Lines

Lines Coverage ∆ File
1
0.0
0.0% samples/cxl_host_exerciser/cxl_he_cache_cmd.h
Jobs
ID Job ID Ran Files Coverage
1 7252306388.1 18 Dec 2023 06:44PM UTC 138
66.57
GitHub Action Run
Source Files on build 7252306388
  • Tree
  • List 138
  • Changed 6
  • Source Changed 0
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 6c1c4bdb on github
  • Prev Build on master (#7227971434)
  • Next Build on master (#7279482202)
  • Delete
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc