• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

OFS / opae-sdk / 7025280281
64%

Build:
DEFAULT BRANCH: master
Ran 28 Nov 2023 10:37PM UTC
Jobs 1
Files 139
Run time 10s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

28 Nov 2023 10:24PM UTC coverage: 67.621% (-0.06%) from 67.679%
7025280281

push

github

web-flow
Feature:add loop count command line input to CXL host exerciser (#3051)

- add loop count  command line input and set read /write config
  - set FPGA / host  read and write cache miss opcode to  RD_LINE_I /WR_LINE_I

Signed-off-by: anandaravuri <ananda.ravuri@intel.com>

0 of 25 new or added lines in 2 files covered. (0.0%)

4 existing lines in 1 file now uncovered.

15755 of 23299 relevant lines covered (67.62%)

9407.12 hits per line

Jobs
ID Job ID Ran Files Coverage
1 7025280281.1 28 Nov 2023 10:37PM UTC 0
67.62
GitHub Action Run
Source Files on build 7025280281
Detailed source file information is not available for this build.
  • Back to Repo
  • 7dcaef5c on github
  • Prev Build on master (#6909983629)
  • Next Build on master (#7052608277)
  • Delete
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc