• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

jiegec / verilog-lang / 2446184649
84%

Build:
DEFAULT BRANCH: master
Ran 06 Jun 2022 07:05AM UTC
Jobs 1
Files 20
Run time 6s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

pending completion
2446184649

push

github

Jiajie Chen
Add apostrophe for structure literals

5 of 5 new or added lines in 2 files covered. (100.0%)

1066 of 1266 relevant lines covered (84.2%)

77.47 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
100.0
src/ast/source_text/systemverilog_source_text.rs

Uncovered Existing Lines

Lines Coverage ∆ File
1
100.0
src/lexer.rs
Jobs
ID Job ID Ran Files Coverage
1 2446184649.1 06 Jun 2022 07:05AM UTC 0
84.2
GitHub Action Run
Source Files on build 2446184649
  • Tree
  • List 20
  • Changed 16
  • Source Changed 2
  • Coverage Changed 16
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 8b7c1efe on github
  • Prev Build on master (#2446054846)
  • Next Build on master (#2446247449)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2025 Coveralls, Inc