sifive / duh-verilog / cb0eb22a68c6b06f96dcad16c946aef348dcbad8
34%

DEFAULT BRANCH: master
Ran
Jobs 1
Files 4
Run time 54s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
cb0eb22a68c6b06f96dcad16c946aef348dcbad8

push

github

Aliaksei Chapyzhenka 
generate port list with busInterface annotations

19 of 22 branches covered (86.36%)

Branch coverage included in aggregate %.

52 of 53 relevant lines covered (98.11%)

5.66 hits per line

Jobs
ID Job ID Ran Files Coverage
4 cb0eb22a68c6b06f96dcad16c946aef348dcbad8.4 0
94.67
 GitHub Action Run
Source Files on build cb0eb22a68c6b06f96dcad16c946aef348dcbad8
Detailed source file information is not available for this build.