• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

micropython / micropython / 10999
98%

Build:
DEFAULT BRANCH: master
Ran 25 Jul 2019 05:45AM UTC
Jobs 1
Files 244
Run time 18s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

pending completion
10999

push

travis-ci

dpgeorge
esp32: Pin MicroPython tasks to a specific core.

On this port the GIL is enabled and everything works under the assumption
of the GIL, ie that a given task has exclusive access to the uPy state, and
any ISRs interrupt the current task and therefore the ISR inherits
exclusive access to the uPy state for the duration of its execution.

If the MicroPython tasks are not pinned to a specific core then an ISR may
be executed on a different core to the task, making it possible for the
main task and an ISR to execute in parallel, breaking the assumption of the
GIL.

The easiest and safest fix for this is to pin all MicroPython related code
to the same CPU core, as done by this patch.  Then any ISR that accesses
MicroPython state must be registered from a MicroPython task, to ensure it
is invoked on the same core.

See issue #4895.

18452 of 18829 relevant lines covered (98.0%)

364547.6 hits per line

Jobs
ID Job ID Ran Files Coverage
3 10999.3 (NAME="unix coverage build and tests") 25 Jul 2019 05:45AM UTC 0
98.0
Travis Job 10999.3
Source Files on build 10999
Detailed source file information is not available for this build.
  • Back to Repo
  • Travis Build #10999
  • 995f9cfd on github
  • Prev Build on master (#10998)
  • Next Build on master (#11000)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc