• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

OpenVisualCloud / SVT-AV1 / 1361
37%
master: 0%

Build:
Build:
LAST BUILD BRANCH: github/fork/jsunintel/add_two_pass
DEFAULT BRANCH: master
Ran 02 Jul 2019 10:57PM UTC
Jobs 2
Files 372
Run time 14min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

pending completion
1361

push

travis-ci-com

hassount
fix the atb check in the encode pass to separate the 10-bit and 8bit paths rather than atb_mode paths

Signed-off-by: htmar <hassene.tmar@intel.com>

25636 of 68951 relevant lines covered (37.18%)

2927805.34 hits per line

Jobs
ID Job ID Ran Files Coverage
10 1361.10 (COVERALLS_PARALLEL=true build_type=debug CMAKE_EFLAGS="-DCOVERAGE=ON") 02 Jul 2019 10:57PM UTC 0
34.98
Travis Job 1361.10
11 1361.11 (COVERALLS_PARALLEL=true build_type=debug CMAKE_EFLAGS="-DCOVERAGE=ON") 02 Jul 2019 11:05PM UTC 0
30.61
Travis Job 1361.11
Source Files on build 1361
Detailed source file information is not available for this build.
  • Back to Repo
  • Build #1361
  • a16b210a on github
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc