jlpteaching / dinocpu / 217
72%

DEFAULT BRANCH: master
Ran
Jobs 1
Files 27
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
217

push

travis-ci-com

web-flow 
Add asynchronous memory (#42)

Implements a modularized memory module system for the pipeline. As
of this moment, the commit includes an asynchronous memory which delays
memory accesses by a configurable number of latency cycles.

Robust interchangability of the memory's components is a key 
design facet of this memory system as this permits CPU models to 
reliably swap memory components to create a suitable memory 
configuration. 

To achieve this, the memory is split into three essential components: 
the pipeline-port IO, the memory ports, and the backing memory.

Pipeline-port IO: Serves as the primary interface between the pipeline 
    and memory ports. The pipeline interacts with the memory
    system by issuing/receiving signals to/from the ports through a 
    MemPortIO.
    
    This approach ideally abstracts the implementation of a memory port 
    away from the pipeline, allowing flexible implementations of memory
    ports that support features like caching.

Memory ports: Dedicated modules that translate the pipeline signals 
    into a Request for the backing memory to process, and receive 
    Responses from the memory to process and feed back to memory.

    Two implementations of a memory port, IMemPort and DMemPort, are
    included in this commit, which directly passes through the pipeline
    signals into a Request. 

    * By design, a data memory write first reads
      the memory at an address, manipulates the memory's response, and 
      writes a modified block of data to the same address one cycle 
      after
      Note that this implies that a memory port following this design 
      must require one extra cycle to complete a write versus a read. 

    Advanced implementations of these ports should utilize MemPortIO 
    to guarantee intercompatibility with the memory system, 
    and preprocess the input signals as necessary. 

Backing memory: Holds the memory file and performs basi... (continued)

1431 of 1663 relevant lines covered (86.05%)

0.86 hits per line

Jobs
ID Job ID Ran Files Coverage
1 217.1 0
86.05
 Travis Job 217.1
Source Files on build 217
Detailed source file information is not available for this build.