leonardt / fault / 916
76%
master: 76%

LAST BUILD BRANCH: timestamp-edit
DEFAULT BRANCH: master
Ran
Jobs 1
Files 30
Run time 6s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
916

Pull #100

travis-ci-com

web-flow 
Update test for new line in print output
Pull Request #100: set pipefail when running verilator command

5 of 5 new or added lines in 1 file covered. (100.0%)

1365 of 1786 relevant lines covered (76.43%)

0.76 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
5
16.38
 -0.19% fault/system_verilog_target.py

Uncovered Existing Lines

Lines Coverage ∆ File
1
16.38
 -0.19% fault/system_verilog_target.py
Jobs
ID Job ID Ran Files Coverage
1 916.1 30
76.43
 Travis Job 916.1
Source Files on build 916