leonardt / fault / 419
72%
master: 76%

LAST BUILD BRANCH: timestamp-edit
DEFAULT BRANCH: master
Ran
Jobs 1
Files 22
Run time 3173min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
419

Pull #50

travis-ci-com

web-flow 
pep8 fix
Pull Request #50: Initialize System Verilog Target

222 of 222 new or added lines in 6 files covered. (100.0%)

614 of 850 relevant lines covered (72.24%)

0.72 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
3
85.54
 -1.96% fault/tester.py
6
91.36
 -0.75% fault/verilator_target.py
9
85.94
 fault/verilog_target.py
87
18.69
 fault/system_verilog_target.py

Uncovered Existing Lines

Lines Coverage ∆ File
1
85.54
 -1.96% fault/tester.py
1
88.1
 -2.38% fault/value_utils.py
Jobs
ID Job ID Ran Files Coverage
1 419.1 22
72.24
 Travis Job 419.1
Source Files on build 419