• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

UCI-CARL / CARLsim4 / 157
86%
master: 86%

Build:
Build:
LAST BUILD BRANCH: fix/performance
DEFAULT BRANCH: master
Ran 06 May 2017 06:58AM UTC
Jobs 1
Files 34
Run time 2s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

pending completion
157

push

travis-ci

staslist
Made timestep loop the outer loop. Added next voltage & current spike back in. Adjusted the current update to occur once per global state update call. Only one conductance test is still failing: STDP.ISTDPulseCurve_Adv.

343 of 343 new or added lines in 1 file covered. (100.0%)

7352 of 8609 relevant lines covered (85.4%)

1128239.62 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
24
100.0
carlsim/kernel/src/snn_cpu_module.cpp
Jobs
ID Job ID Ran Files Coverage
1 157.1 06 May 2017 06:58AM UTC 0
85.4
Travis Job 157.1
Source Files on build 157
Detailed source file information is not available for this build.
  • Back to Repo
  • Travis Build #157
  • 830f2251 on github
  • Next Build on feat/Compartments (#159)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc