• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

sigasi / SigasiProjectCreator
75%
master: 75%

Build:
Build:
LAST BUILD BRANCH: dotF
DEFAULT BRANCH: master
Repo Added 22 Feb 2017 12:19PM UTC
Files 19
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH dotF
branch: dotF
CHANGE BRANCH
x
Reset
  • dotF
  • master
  • quartus
  • verilog_support

pending completion
77

Pull #22

travis-ci

web-flow
Merge 323e5cb4e into f1819c186
Pull Request #22: Dot f

765 of 765 new or added lines in 8 files covered. (100.0%)

818 of 1089 relevant lines covered (75.11%)

0.75 hits per line

Relevant lines Covered
Build:
Build:
1089 RELEVANT LINES 818 COVERED LINES
0.75 HITS PER LINE
Source Files on dotF
Detailed source file information is not available for this build.

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
77 dotF Merge 323e5cb4e into f1819c186 Pull #22 22 Feb 2021 05:12PM UTC web-flow travis-ci pending completion  
76 dotF Dot-f (.f) file support re #21 push 22 Feb 2021 05:11PM UTC Wim Meeus travis-ci pending completion  
75 dotF Merge 6e9a3f236 into f1819c186 Pull #22 22 Feb 2021 04:50PM UTC web-flow travis-ci pending completion  
74 dotF Removed requirement to set PYTHONPATH re #21 push 22 Feb 2021 04:50PM UTC Wim Meeus travis-ci pending completion  
61 dotF Merge 2aebfc8e6 into f1819c186 Pull #22 04 Feb 2021 10:53AM UTC web-flow travis-ci pending completion  
60 dotF Bugfixes after initial customer feedback re #21 push 04 Feb 2021 10:53AM UTC Wim Meeus travis-ci pending completion  
59 dotF Merge 827f608a7 into f1819c186 Pull #22 03 Feb 2021 05:12PM UTC web-flow travis-ci pending completion  
57 dotF Cleanup and minor fixes re #21 push 28 Jan 2021 02:52PM UTC Wim Meeus travis-ci pending completion  
55 dotF Support multiple .f files and verilog defines re #21 push 27 Jan 2021 06:15PM UTC Wim Meeus travis-ci pending completion  
54 dotF DotF: support environment variables, design language detection and Verilog include paths re #21 push 26 Jan 2021 03:35PM UTC Wim Meeus travis-ci pending completion  
See All Builds (57)
  • Repo on GitHub
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc