SystemRDL / systemrdl-compiler

92%

main: 95%

LAST BUILD ON BRANCH v1.13.1

branch: v1.13.1

CHANGE BRANCH

x

Reset

• v1.13.1
• master
• dev/verilog-preprocessor
• dev/cov
• v1.13.0
• experimental/parameter-scope
• bugfix/preprocessor
• dev/travis-py39
• dev/deploytest
• tmp/deploy
• v1.13.2
• v1.14.0
• dev/fix-msvc-deploy
• dev/gh-actions
• tmp
• v1.19.0
• v1.20.0
• upgrade-cibuildwheel
• v1.21.0
• v1.22.0
• v1.23.0
• main
• dev/rdltypes-rework
• v1.24.0
• dev/user-enum-rework
• dev/antlr-4.11.1
• dev/new-udp-api
• v1.25.0
• v1.25.1
• dev/py3.11
• dev/actions-cleanup
• v1.25.2
• v1.25.3
• v1.25.4
• v1.25.5
• v1.25.6
• v1.25.7
• v1.26.0
• v1.26.1
• dev/build-updates
• dev/antlr4.13.1
• v1.27.0
• v1.27.1
• v1.27.2
• v1.27.3

Build # 337

Build Type

push

travis-ci-com

Committed by amykyta3

Commit Message

Fix verilog preprocessor bug when encountering windows newlines. #65

Run Details

1171 of 1380 branches covered (84.86%)

Branch coverage included in aggregate %.

4540 of 4796 relevant lines covered (94.66%)

4.73 hits per line