SystemRDL / PeakRDL-regblock

95%

main: 95%

LAST BUILD ON BRANCH test_parity_error-#181

branch: test_parity_error-#181

CHANGE BRANCH

x

Reset

• test_parity_error-#181
• dev/LGPLv3
• dev/OBI
• dev/avalon
• dev/broadcast_write
• dev/coverage
• dev/cpuif-errors
• dev/cpuif_errors
• dev/enum
• dev/enum-support
• dev/err_bad_rw_reg_overlap
• dev/external-write-buffering
• dev/fixedpoint
• dev/pyproject
• dev/rework-simulators
• enhancement-test_naming
• feat/obi
• feat/xcelium_simulator
• main
• synth-part-#179
• v0.12.0
• v0.13.0
• v0.14.0
• v0.15.0
• v0.16.0
• v0.17.0
• v0.18.0
• v0.19.0
• v0.20.0
• v0.21.0
• v0.22.0
• v0.23.0
• v1.0.0
• v1.1.0
• v1.1.1
• v1.2.0

Build # 19354330259

Build Type

Pull #182

github

Committed by web-flow

Commit Message

Merge 549379dec into 3d5f9d8ef

Pull Request Pull Request #182: Fixed VSIM-7061 error in test_parity when using latest Questa Simulator.

Run Details

778 of 864 branches covered (90.05%)

Branch coverage included in aggregate %.

2847 of 2963 relevant lines covered (96.09%)

6.73 hits per line