Nic30 / hdlConvertor
58%
master: 63%

LAST BUILD BRANCH: mesonbuild
DEFAULT BRANCH: master
Repo Added
Files 119
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH replace_Verilog2001_with_sv2017
branch: replace_Verilog2001_with_sv2017
CHANGE BRANCH
x

590

push

travis-ci

Nic30 
rm verbose from coveralls-lcov, outputs is beyolond the travis limit

30711 of 52897 relevant lines covered (58.06%)

9263.7 hits per line

Relevant lines Covered
52897 RELEVANT LINES 30711 COVERED LINES
9263.7 HITS PER LINE
Source Files on replace_Verilog2001_with_sv2017

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
590 replace_Verilog2001_with_sv2017 rm verbose from coveralls-lcov, outputs is beyolond the travis limit push Nic30 travis-ci pending completion  
See All Builds (195)