SystemRDL / systemrdl-compiler / 319

319

push

travis-ci

amykyta3 
Verilog preprocessor unit tests

1154 of 1376 branches covered (83.87%)

Branch coverage included in aggregate %.

4501 of 4778 relevant lines covered (94.2%)

4.71 hits per line

Source File
Press 'n' to go to next uncovered line, 'b' for previous

96.93
/home/travis/build/SystemRDL/systemrdl-compiler/systemrdl/preprocessor/verilog_preprocessor.py


Source Not Available

The file "/home/travis/build/SystemRDL/systemrdl-compiler/systemrdl/preprocessor/verilog_preprocessor.py" isn't available on github. Either it's been removed, or the repo root directory needs to be updated.